Amplifiers and mixers not only produce a useful amplified or frequency-shifted signal, but also many unwanted harmonics and sidebands caused by nonlinearity and time-variance. Filters are commonly used to clean up the spectrum, but are application specific and often difficult to integrate. Zero-order-hold filtering in a mixer-DAC [2] reduces DAC-related spurs, but does not remove harmonics generated in the mixer. A harmonic-rejection mixer canceling the third-and fifth-order harmonics [3] does relax analog filter requirements. In this paper, we exploit the practical potential of the polyphase multipath circuit theory proposed in [1] to further reduce or even completely eliminate filters by canceling a very large multitude of harmonics and sidebands. As a demonstration, we apply the technique to realize a wideband filter-less power upconverter for possible future multi-standard radio applications in CMOS.
Figure 25.1.1 shows a polyphase n-path circuit consisting of n identical memory-less weakly nonlinear circuits [1] . The basic idea is to apply a phase shift (i-1)×2π/n before and after the nonlinear circuit in each path i, with equal but opposite phase. An input sine wave results in 1 st -order harmonic components produced by the n paths, which are in phase and add constructively. However, nonlinearities produce higher harmonics with a phase proportional to the order of the harmonic, and the contributions of different paths can cancel each other except for the (j×n+1) th harmonic, where j is an integer [1] . Similar conclusions hold for inter-modulation products. In general, if the number of paths is higher, more harmonics and sideband products can be cancelled.
Figure 25.1.2 shows the power upconverter (PU) we implemented, which combines mixer and power amplifier functionality with 18 paths contributing current to the load. Since the desired output signals all add up in phase, the total area and power of the PU-core is not increased by dividing it into 18 sections. Each path consists of a switched transconductor mixer [4] wherein a baseband (BB) signal is applied to a differential pair acting as transconductor that is activated by a local oscillator signal (LO) driving a grounded switch. The operation of this circuit essentially adds the phase of the LO to the phase of the BB signal. The different LO phases are generated on chip while the 18 BB signals (9 differential) are generated off chip, but should ultimately be generated by a BB processor using DACs. Using a square-wave LO signal and large output swing is good for the efficiency, but also produces many harmonics and sidebands at frequencies kω LO ± mω bb , where k and m are integers. The products that are cancelled by the multipath technique are indicated by M in the table in Fig. 25.1.3 for an 18-path system. However, products like 2ω LO + 2ω bb , 3ω LO + 3ω bb , or 4ω LO + 4ω bb have a phase of 0˚at the output of each path and cannot be cancelled by the multipath technique [1] . Among these non-cancelled harmonics, the ones like 2ω LO + 2ω bb , or 4ω LO + 4ω bb are cancelled by the use of a differential transconductor ("B" in Fig. 25.1.3) . To eliminate the strong 3ω LO + 3ω bb harmonic, we use a LO with 1/3 duty cycle, so that the 3 rdharmonic term disappears from the Fourier series expansion ("D" in Fig. 25.1.3 ). Other non-cancelled products like 5ω LO + 5ω bb and 7ω LO + 7ω bb are typically smaller than residual products caused by inaccuracies like device and phase mismatch [1] .
To maximize the experimental flexibility and frequency range, we implemented the clock-generation "brute-force" via a shift-register running at 9 times the LO frequency to generate 18 different phases. The 1/3 duty-cycle is implemented via the NOR-feedback loop in Fig. 25. 
1.2.
The proposed PU is fabricated in a 0.13µm CMOS process with a supply voltage of 1.2V and has an option to select 6 or 18 paths. The die micrograph is shown in Fig. 25 .1.7 and the chip has an active area of 0.14mm 2 . The RF chokes (RFC) and load are offchip. No filters are used. Operating each individual mixer at the 1dB-compression point, the PU is designed for large output swing (2.54V pp_diff ) at the output to get good efficiency. It delivers 8mW output power to a 100Ω load with a drain efficiency of 11%. The BB bandwidth is 0 to 50MHz, but the input signal was arbitrarily chosen at 100kHz, while varying the LO frequency between 0 and 2.4GHz. Figure 25.1.4 shows the output frequency spectrum (350MHz carrier) before and after the cancellation for a single path (upper) and multipath circuit (lower figure). Please note that the unfortunate FM radio spurs that are modulated with our output signal are caused by a 100.0MHz FM radio broadcast transmitter on the roof of our building. The suppression of the products having 3 rd , 6 th , 9 th ·harmonics of the LO in the top plot in 6 shows the wideband property of the PU. The 6-and 18-path PUs work for output frequencies up to 2.4GHz and 800MHz (at 7.2GHz clock) respectively. The total power consumption of the chip is 228mW; 156mW by the digital circuits (dividers and buffers) and 72mW by the PU core. The high power consumption of the digital circuit is due to the brute-force multiple phase generation via 9×-higher frequency, and the use of high bias currents in the current-mode logic. The digital power can be significantly reduced in a real application by using, for instance, a DLL running at the LO frequency. The magnitudes of the cancelled harmonics depend on matching, both in time and magnitude. Identical paths and loads are used to reduce the phase mismatches between paths. We also measured multiple samples of the IC, and all 20 samples showed very similar behavior within 1 to 2dB.
In summary, a multipath approach in combination with a LO with 1/3 duty-cycle results in a power upconverter with a clean output spectrum. It operates from dc to 2.4GHz with worst-case harmonic rejection of -40dBc. It uses no filters, but only digital blocks and switched transconductor mixers, enabling this design to fit in future software defined radio architectures. The frequency range limitation in the clock generator will be relaxed in newer CMOS technologies. 
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